Aries PCIe® Smart Gearbox

Now sampling industry’s first purpose-built PCIe Gearbox

Download Portfolio Brief

Industry’s first PCIe® 6 Gearbox Portfolio

Intelligently bridges the performance gap between cutting-edge PCIe 6 and established PCIe 5 ecosystems for maximum data throughput

  • Solves bandwidth bottlenecks that arise when integrating the latest PCIe 6 with existing PCIe 5 infrastructure
  • Optimizes PCIe lane utilization and reach-extension for demanding AI workloads and cloud-scale deployments
  • Ensures a reliable, scalable, and customizable interconnect solution for diverse cloud environments, maximizing I/O bandwidth
  • Comprehensive solution, complete with COSMOS software suite for advanced Link, Fleet & RAS telemetry & diagnostics

Gearbox Highlights

Bridging multi-generational PCIe ecosystem

Increase effective CPU or GPU lanes by

When attaching PCIe 6 devices with PCIe 5 devices, reducing TCO

Robust Signal
Integrity

64GT/s PAM4 SerDes and DSP customized for demanding AI server channels

Enhanced Diagnostics
& Telemetry

Cosmos Platform Logo – Astera Labs Developer Ecosystem for CXL Products

Extended capabilities through in-band and out-of-band management

Why Use Aries Gearbox

Enhanced portfolio with years of learnings from cloud-scale deployments

Maximize Throughput

  • Flexible Protocol

    Supports a comprehensive range of PCIe rates (64 GT/s to 2.5 GT/s) ensuring full utilization of all available PCIe lanes in mixed-generation setups.

  • Seamless Protocol Translation

    Enables efficient 1-to-1 communication between the latest PCIe 6 (Flit-Mode) and older PCIe 5 (Non-Flit-Mode) devices, ensuring maximum data transfer rates are maintained across the interconnected ecosystem.

  • Extended Reach

    Advanced long-reach SerDes maintains signal integrity and performance across high-loss channels, maximizing bandwidth over extended distances.

Quick Deploy

  • Purpose-built Design

    Small package footprint with flexible clocking modes simplify routing and reduce solution size

  • Quick Debug

    Built-in protocol analyzer with Link state history and timestamps, full non-destructive eye scan for RX Lane margining, self-test features to minimize link downtime and accelerate fault isolation

  • SW-defined Architecture 

    COSMOS with Aries software-defined architecture adjusts protocol and state transitions to support open and diverse PCIe ecosystem

Increase Uptime

  • Deep Diagnostics

    Advanced Error Reporting (AER) and FW driven link health monitoring to alert system of any possible link performance issues

  • Robust Error Handling

    Integrates Host and Downstream Port Containment (DPC) and hardware interrupt generation for uncorrectable errors, ensuring link stability and data integrity

  • In-field Upgrade

    COSMOS software upgrades enable seamless deployment of new features into existing infrastructure in the field

Use Cases

Resources

Ordering Information

Orderable Part NumberDocumentsFrom (Lanes @PCIe Gen)To (Lanes @PCIe Gen)Total LanesOrderingStatus
PG60161LRPortfolio Brief8L @ PCIe 6
8L @ PCIe 5
8L @ PCIe 4		16L @ PCIe 5
16L @ PCIe 4
16L @ PCIe 3		24Contact UsProduction
PG60321LRPortfolio Brief8+8L @ PCIe 6
8+8L @ PCIe 5
8+8L @ PCIe 4		16+16L @ PCIe 5
16+16L @ PCIe 4
16+16L @ PCIe 3		48Contact UsProduction

Supercharging Agentic AI: How Leo X-Series Smart Memory Controllers Accelerate Inference With KV Cache Offload

In the early days of chat-based LLMs, the memory wall was driven by linear context growth. For each individual inference workload, expanding context length pushed available memory demand beyond capacity.But we are now in the agentic era. Agentic workloads operate on dynamic loops: They generate reasoning tokens, call external tools and APIs, parse returned data, and append state updates… Read more

The Ecosystem of Optical Fiber-to-Chip Connectors: Building Blocks of NPO and CPO for Scale-Up AI

We’ve been framing the increasing adoption of optical connectivity for scale-up applications with a clear organizing principle: Copper where you can, optics where you must. At today’s per-lane signaling rates in rack-scale AI fabrics, “must” is moving inside the rack. The reach and loss budgets available to passive copper compress with every protocol generation, and a growing number of… Read more

Seven Years Later: 200G Ethernet Retimers vs. Redrivers

Seven years ago, I wrote about the eye-popping difference between retimers and redrivers. The central point was that a redriver boosts an impaired signal, while a retimer recovers the data, extracts the embedded clock, and retransmits a fresh copy of the data on a clean clock. That distinction is still accurate and directly influences design decisions; but it’s not the only factor!On… Read more

Astera Labs Bolsters Leo Smart Memory Controller Family for Agentic AI and General-Purpose Cloud Workloads

As high-value AI applications drive explosive memory-footprint growth amid tight supply, new connectivity architectures enhance optimal memory utilization and reuseHighlightsNew Leo X-Series optimizes token economics: Paired with Astera Labs’ Scorpio X-Series Fabric Switches, Leo X-Series enables fabric-attached memory for long-context, KV-cache-intensive workloads. Platform-specific… Read more

Astera Labs Reports Second Quarter 2026 Financial Results

Record quarterly revenue of $392.4 million, up 27% QoQ and up 104% year-over-yearQ2 revenue strength reflects diversified growth across AI fabrics and signal conditioningQ3 revenue inflection to be driven by Scorpio™ X-Series 320-lane fabric switch production ramp SAN JOSE, CA, U.S. – August 4, 2026 – Astera Labs, Inc. (Nasdaq: ALAB), a leader in semiconductor-based connectivity… Read more

Astera Labs Expands Taurus Family with Industry’s First OCP-Standard Footprint Compatible 3.2T Smart Retimers and Smart Redrivers

Unified COSMOS stack helps customers accelerate time to market with real-time link observability and advanced diagnostic featuresNews Highlights:Expanded Taurus family adds 3.2T Ethernet Smart Retimers and Smart Redrivers for scale-up and scale-out AI infrastructure.Sampling industry-first Smart Retimers and Smart Redrivers built on the OCP Signal Conditioner Standard Footprint…. Read more

Astera Labs Expands Taiwan Operations to Accelerate Global AI Infrastructure Buildout

Expanded Cloud-Scale Interop Lab and growing engineering presence to strengthen AI system integration with leading AI platform providers and Taiwan system manufacturersTAIPEI, Taiwan—June 3, 2026—Astera Labs, Inc. (Nasdaq: ALAB), a leader in semiconductor-based connectivity solutions for rack-scale AI infrastructure, today announced a significant expansion of its Taiwan operations… Read more

First Look: Expanded Leo Smart Memory Controller™ Family

See the new X-Series for fabric-attached KV cache offload and the Leo 2 E-Series and P-Series for CXL 3.2 expansion, pooling, and sharing. Read more

First Look: Taurus Smart Signal Conditioners

As AI scale-up networks move to 200G per lane, signal integrity and reach extension become critical design challenges. Astera Labs solves this challenge with the introduction of its fourth generation of Taurus Smart Signal Conditioners – our new 3.2T family of Retimers and  Redrivers for on-board Ethernet, UALink™, and ESUN scale-up connectivity.Taurus is the industry’s first signal… Read more

Accelerating the NVIDIA NVLink Fusion Ecosystem: How Astera Labs and NVIDIA are Bringing the Vision to Life

Join Thad Omura and Kishore Atreya for an engaging fireside chat on the NVIDIA NVLink Fusion ecosystem. Dive into how NVLink Fusion is redefining accelerator connectivity and discover how Astera Labs is enabling the ecosystem with purpose-built, high-performance solutions. This forward-looking conversation offers valuable insights for technology leaders, architects, and anyone building the… Read more